

# USB4 1.0 ENGINEERING CHANGE NOTICE FORM

**Title: DP Link Training Failure**

**Applied to: USB4 Specification Version 1.0**

**Brief description of the functional changes:**

1. Add descriptive bits to the STATUS\_TRAINING\_FAIL SET CONFIG Packet which elaborates the cause of the failure.
2. A DP OUT Adapter sends the new information.
3. A DP IN Adapter uses the new information to reflect the failure cause to the DPTX.

**Benefits as a result of the changes:**

Enables the DPTX to use it's intended fallback mechanism according to the nature of the failure.  
Enables to close a gap for a link failure CTS test in VESA

**An assessment of the impact to the existing revision and systems that currently conform to the USB specification:**

None

**An analysis of the hardware implications:**

None

**An analysis of the software implications:**

None

**An analysis of the compliance testing implications:**

None

# USB4 1.0 ENGINEERING CHANGE NOTICE FORM

## Actual Change

### (a). Table 10-6 SET\_CONFIG Message

Table 10-6. SET\_CONFIG Message

MSG Type	Type Value	Direction	MSG Data	Reference
SET_LINK	0x01	Both	[0] – DP Link Training Mode 0b: Autonomous, concurrent (applicable to Non-LTTPR and LTTPR Transparent) 1b: DPTX-managed, sequential (applicable to LTTPR Non- Transparent) [7:1] – Reserved	Section 10.4.10 Section 10.4.12
STATUS_TRAINING_FAIL	0x02	OUT to IN	<a href="#">[0] – LANE0_CHANNEL_EQ_DONE</a> <a href="#">[1] – LANE0_SYMBOL_LOCKED</a> <a href="#">[2] – LANE1_CHANNEL_EQ_DONE</a> <a href="#">[3] – LANE1_SYMBOL_LOCKED</a> <a href="#">[4] – LANE2_CHANNEL_EQ_DONE</a> <a href="#">[5] – LANE2_SYMBOL_LOCKED</a> <a href="#">[6] – LANE3_CHANNEL_EQ_DONE</a> <a href="#">[7] – LANE3_SYMBOL_LOCKED</a> <a href="#">[7:0] – Reserved</a>	Section 10.4.10.2

#### 10.4.10.2 Non-LTTPR and LTTPR Transparent

When a DPTX performs link training, it trains the DP IN Adapter receiver - it is unaware of the second DisplayPort link being trained by the DP OUT Adapter. The two DisplayPort links are trained simultaneously. The DP IN Adapter aggregates the status from each link when responding to the DPTX.

A DP Adapter shall perform DisplayPort link training according to the DisplayPort 1.4a Specification with the modifications and requirements defined in Section 10.4.10.2.1 and Section [10.4.10.1.2](#) [10.4.10.2.2](#)

##### 10.4.10.2.1 DP IN Adapter Requirements

A DP IN Adapter shall send a SET\_CONFIG Packet of type SET\_LINK after DPTX writes TPS1 to the DP RX TRAINING\_PATTERN\_SET DPCD register. The SET\_CONFIG packet shall have the following values:

- LC = LANE\_COUNT\_SET value written by DPTX.
- LR = LINK\_BW\_SET value written by the DPTX.
- TPS = Reflects TPS3 and TPS4 support as indicated in the DP\_COMMON\_CAP register.
- MSG Data = 0b, representing *DP Link Training Mode* = Non-LTTPR and LTTPR Transparent modes.

A DP IN Adapter shall respond to a status read of LANEx\_CR\_DONE as follows:

- If a SET\_CONFIG Packet of type STATUS\_CR\_DONE was not received since link training started, set the LANEx\_CR\_DONE bits to 0b.

# USB4 1.0 ENGINEERING CHANGE NOTICE FORM

- If a SET\_CONFIG Packet of type STATUS\_CR\_DONE was received since link training started, set the LANEx\_CR\_DONE bits to be the internal DP IN Adapter status for a lane ANDed with the relevant bit present in the last received SET\_CONFIG MSG Data.

A DP IN Adapter shall respond to a DPTX that link training has ended successfully only when all the following are true:

- The DP IN Adapter internal status indicates link training has ended successfully.
- The DP IN Adapter received a SET\_CONFIG Packet of type SET\_LINK, carrying the same *LC* and *LR* fields that it sent to the DP OUT Adapter when link training was initiated.
- The DP IN Adapter sent at least nine DP Clock Sync Packets after it received a SET\_CONFIG Packet of type STATUS\_CR\_DONE.

While the conditions (as defined in this section) for successful link training are not met, a DP IN Adapter shall respond to a status read of INTERLANE\_ALIGN\_DONE, LANEx\_CHANNEL\_EQ\_DONE and LANEx\_SYMBOL\_LOCKED as follows:

- If a SET\_CONFIG Packet of type STATUS\_TRAINING\_FAIL was received since link training started, set the following bits:
  - INTERLANE\_ALIGN\_DONE shall be set to 0b.
  - LANEx\_CHANNEL\_EQ\_DONE is equal to the DP IN internal status ANDed with LANEx\_CHANNEL\_EQ\_DONE that was received as MSG Data by the STATUS\_TRAINING\_FAIL.
  - LANEx\_SYMBOL\_LOCKED is equal to the DP IN internal status ANDed with LANEx\_SYMBOL\_LOCKED that was received as MSG Data by the STATUS\_TRAINING\_FAIL.
- Else, a DP IN Adapter shall use one or more of the methods below to indicate to DPTX that link training has not completed successfully yet:

~~A DP IN Adapter shall respond to a DPTX and indicate that link training has not ended successfully yet for the following cases:~~

- ~~• The conditions, as defined in this section, for successful link training were not met.~~
- ~~• The DP IN Adapter received a SET\_CONFIG Packet of type STATUS\_TRAINING\_FAIL.~~

~~A DP IN Adapter shall use one or more of the methods below to indicate to DPTX that link training is not completed successfully yet:~~

- Set INTERLANE\_ALIGN\_DONE to 0b.
- Set LANEx\_CHANNEL\_EQ\_DONE to 0b for any of the active lanes.
- Set LANEx\_SYMBOL\_LOCKED to 0b for any of the active lanes.

*Note: Which indication(s) to negate is implementation specific.*

## 10.4.10.2.2 DP OUT Adapter Requirements

A DP OUT Adapter receiving a SET\_CONFIG Packet of type SET\_LINK, with *LC* field other than 0h shall:

- Initiate link training with the target Link Rate and Lane Count received from the SET\_LINK Packet.

# USB4 1.0 ENGINEERING CHANGE NOTICE FORM

- Link training proceeds according to the DisplayPort 1.4a spec except that a DP OUT Adapter that concludes that it needs to either reduce the Link Rate or Lane Count shall treat it as link training failure and shall not reduce the Link Rate or Lane Count.

A DP OUT Adapter which finishes the Clock Recovery Sequence (as defined in the DisplayPort 1.4a Specification) shall send a SET\_CONFIG Packet of type STATUS\_CR\_DONE, reflecting the LANEx\_CR\_DONE statuses of the active lanes. The *Phase* field shall be set to 0b.

A DP OUT Adapter in EQ phase which detects that the DP receiver has lost Clock Recovery on one or more of the active lanes shall conclude that link training has failed and shall send a SET\_CONFIG Packet of type STATUS\_CR\_DONE, reflecting the new LANEx\_CR\_DONE statuses of the active lanes. The *Phase* field shall be set to 1b.

If link training fails for a reason other than lost Clock Recovery, a DP OUT Adapter shall send a SET\_CONFIG Packet of type STATUS\_TRAINING\_FAIL. The MSG Data shall be set as follows:

- LANEx CHANNEL EQ DONE is equal to the value of the last read from LANEx CHANNEL EQ DONE field in DPRX.
- LANEx SYMBOL LOCKED is equal to the value of the last read from LANEx SYMBOL LOCKED field in DPRX.

If link training finishes successfully, a DP OUT Adapter shall:

- Send a SET\_CONFIG Packet of type SET\_LINK, with the same *LC* and *LR* fields it received from the DP IN Adapter when link training was initiated.
- Generate IDLE pattern (including SR) for both MST and SST DP Links.