

# USB4 1.0 ENGINEERING CHANGE NOTICE FORM

**Title: DP Bandwidth Allocation**  
**Applied to: USB4 Specification Version 1.0**

<b>Brief description of the functional changes:</b>
---

Adds DisplayPort Bandwidth Allocation optional feature. It consists of new:

- DP IN Adapter registers.
- DP IN Adapter functionality
- CM functionality
- Notification Packet

<b>Benefits as a result of the changes:</b>
---

Allows Display driver and Connection Manager to dynamically allocate and deallocate bandwidth. The allocation is done in finer granularity. This will lead to better user experience.

<b>An assessment of the impact to the existing revision and systems that currently conform to the USB specification:</b>
--

None

<b>An analysis of the hardware implications:</b>
--

None

<b>An analysis of the software implications:</b>
--

None

<b>An analysis of the compliance testing implications:</b>
--

Tests need to be added

# USB4 1.0 ENGINEERING CHANGE NOTICE FORM

## Actual Change

### (a). Table 10-12

**Table 10-12. Aggregated DisplayPort Capabilities**

DPCD Register (Address)	DPCD Field Name	DisplayPort Capability
MAX_LINK_RATE (00001h / 02201h / F0001h)	MAX_LINK_RATE	Minimum of downstream response and DP_COMMON_CAP.Maximal Link Rate.
MAX_LANE_COUNT (00002h / 02202h / F0004h)	MAX_LANE_COUNT	Minimum of downstream response and DP_COMMON_CAP.Maximal Lane Count.  If MFDP Mode is set, then Maximum is 2.
<u>DP_TUNNELING_MAX_LINK_RATE</u> (E0028h)	<u>DP_Tunneling_Max_Link_Rate</u>	If DP BW Allocation Mode was enabled, set to Minimum of: <ul style="list-style-type: none"> <li><u>Maximum of DPRX response for MAX_LINK_RATE</u></li> <li><u>And</u></li> <li><u>ADP_DP_CS_2.NRD_Maximal_Link_Rate.</u></li> </ul> Else set to 0h.
<u>DP_TUNNELING_MAX_LANE_COUNT</u> (E0029h)	<u>DP_Tunneling_Max_Lane_Count</u>	If DP BW Allocation Mode was enabled, set to Minimum of: <ul style="list-style-type: none"> <li><u>Maximum of DPRX response for MAX_LANE_COUNT</u></li> <li><u>And</u></li> <li><u>ADP_DP_CS_2.NRD_Maximal_Lane_Count.</u></li> </ul> Else set to 0h.

### (d1). Section 10.4.2.1 Setup



#### CONNECTION MANAGER NOTE

Before configuring a Path between DP IN and DP OUT Adapters, the Connection Manager shall perform the following steps:

1. **Available Bandwidth** – Editor's Note: No change from USB4 spec
2. **Capabilities Exchange** – Editor's Note: No change from USB4 spec
3. **DP BW Allocation Mode** – *If the Connection Manager supports DP BW Allocation Mode, it does the following:*
  - a. Checks if the DP IN Adapter supports DP BW Allocation Mode by reading DP\_LOCAL\_CAP.DP\_IN\_BW\_Allocation\_Mode\_Support.
  - b. If the DP IN Adapter supports DP BW Allocation Mode, the Connection Manager does the following in the DP IN Adapter Configuration Space:
    - i. Sets ADP\_DP\_CS\_2.CM\_BW\_Allocation\_Mode\_Support to 1b.

# USB4 1.0 ENGINEERING CHANGE NOTICE FORM

- ii. If the Path being setup between the two Adapters travels through the same USB4 Links as another DP Path, then it sets ADP\_DP\_CS 2.Group ID to a non-zero value for all the Paths which travel through the same USB4 Links, otherwise it sets ADP\_DP\_CS 2.Group ID to 0h.
- iii. If the host system contains multiple Connection Managers, then it sets ADP\_DP\_CS 2.CM ID to the Connection Manager index otherwise it sets it to 0h.
- iv. Sets ADP\_DP\_CS 2.NRD Maximal Link Rate to the DP\_LOCAL\_CAP.Maximal Link Rate of the DP IN Adapter or DP OUT Adapter (whichever is lower).
- v. Sets ADP\_DP\_CS 2.NRD Maximal Lane Count to the DP\_LOCAL\_CAP.Maximal Lane Count of the DP IN Adapter or DP OUT Adapter (whichever is lower).
- vi. Sets ADP\_DP\_CS 2.Estimated BW according to Section 10.7.
- vii. Sets ADP\_DP\_CS 2.Granularity to any of the valid values.
- viii. Sets DP\_STATUS.Allocated BW to 0h.
- ix. Sets ADP\_DP\_CS 2.CM Ack to 0b.

A Connection Manager shall configure the Output HopID to be 8 for the segment ...

## (d2). Section 10.4.2.2 Tear-down



### CONNECTION MANAGER NOTE

Before tearing down a Path between two DP Adapters, the Connection Manager needs to disable the DP Adapters on both ends of the Path by setting the ADP\_DP\_CS\_0.VE (Video Enable) and ADP\_DP\_CS\_0.AE (Aux Enable) bits to 0b in register of each DP Adapter. The Connection Manager needs to use single Write Request to set the VE and AE bits to 0b so that they both are written at the same time.

After tearing down a DP Path, the Connection Manager releases the DP stream resource, using a DEALLOCATE\_DP\_RESOURCE command as defined in Section 8.3.1.1.3, with a DisplayPort Number parameter equal to the DP IN Adapter number being released.

If only one DP IN Adapter remains in a Group ID, a Connection Manager sets the DP IN Adapter Group ID to 0h.

# USB4 1.0 ENGINEERING CHANGE NOTICE FORM

## (e). New section 10.7 DP BW Allocation Mode

Editor's Note:

Original Section 10.7 becomes 10.8.

### 10.7 DP BW Allocation Mode

A DP IN Adapter may optionally support DP BW Allocation Mode. If a DP IN Adapter supports DP BW Allocation Mode, it shall do so as defined in this section.

When DP BW Allocation Mode is enabled (see Section 10.7.1), the DPTX and the Connection Manager communicate through the DP IN Adapter. The interaction between a DP IN Adapter and a DPTX is described in Section 10.7.2. The interaction between a DP IN Adapter and a Connection Manager is described in Section 10.7.3.

#### 10.7.1 DP BW Allocation Mode Enablement

If a DP IN Adapter supports DP BW Allocation Mode, it shall:

- Set DP\_LOCAL\_CAP.DP\_IN\_BW\_Allocation\_Mode\_Support bit to 1b.
- Update the AUX Response for DPCD DP\_TUNNELING and PANEL REPLAY OPTIMIZATION SUPPORT.DP\_IN\_BW\_Allocation\_Mode\_Support (E000Dh, bit 7) to 1b.
- Update the AUX Response for DPCD USB4\_DRIVER\_BW\_CAPABILITY.USB4\_Driver\_BW\_Allocation\_Mode\_Support (E0020h, bit 7) to have the same value as ADP\_DP\_CS\_2.CM\_BW\_Allocation\_Mode\_Support.

When a Connection Manager changes ADP\_DP\_CS\_2.CM\_BW\_Allocation\_Mode\_Support bit, a DP IN Adapter shall:

- Set the BW\_Allocation\_Capability\_Changed field to 1b in DP\_TUNNELING\_STATUS DPCD register.
- Set DP\_TUNNELING\_IRQ bit (Bit 5 of LINK\_SERVICE\_IRQ\_VECTOR\_ESI0 register at DPCD 02005h)
- If Unmask BW\_Allocation\_IRQ is 1b, generate an IRQ\_HP.

DP BW Allocation Mode enablement is initiated by the DPTX only if both, the DP IN Adapter and the Connection Manager, support the DP BW Allocation Mode.

When DPTX sets

DPTX\_BW\_ALLOCATION\_MODE\_CONTROL.DP\_Display\_Driver\_BW\_Allocation\_Mode\_Enable (E0030h, bit 7) to 1b, a DP IN Adapter shall:

- Enable DP BW Allocation Mode
- Send the Connection Manager a Notification Packet with Event Code = DP\_BW as defined in Table 6-11.

#### 10.7.2 Interaction with DPTX

Table 10-X lists the fields in the DPCD registers that are used by DPTX to negotiate bandwidth allocation with a Connection Manager. Table 10-Y describes how a DP IN Adapter maps the DPCD fields to Adapter Configuration Space.

**Table 10-X. DPCD Bandwidth Allocation Registers**

<u>DPCD Register</u>	<u>Register Address</u>	<u>Bits</u>	<u>DPCD Field Type</u>	<u>DPCD Field Name</u>
<u>DP_TUNNELING_CAPABILITIES</u>	<u>E000Dh</u>	<u>[7]</u>	<u>Read Only</u>	<u>DP_IN_BW_Allocation_Mode_Support</u>
<u>USB4_DRIVER_ID</u>	<u>E000Fh</u>	<u>[3:0]</u>	<u>Read Only</u>	<u>USB4_Driver_ID</u>

# USB4 1.0 ENGINEERING CHANGE NOTICE FORM

<u>DPCD Register</u>	<u>Register Address</u>	<u>Bits</u>	<u>DPCD Field Type</u>	<u>DPCD Field Name</u>
<u>USB4_DRIVER_BW_CAPABILITY</u>	<u>E0020h</u>	<u>[7]</u>	<u>Read Only</u>	<u>USB4_Driver_BW_Allocation_Mode_Support</u>
<u>DP_IN_ADAPTER_TUNNEL_INFORMATION</u>	<u>E0021h</u>	<u>[2:0]</u>	<u>Read Only</u>	<u>Group_ID</u>
<u>DP_BW_GRANULARITY</u>	<u>E0022h</u>	<u>[1:0]</u>	<u>Read Only</u>	<u>Granularity</u>
<u>ESTIMATED_BW</u>	<u>E0023h</u>	<u>[7:0]</u>	<u>Read Only</u>	<u>Estimated BW</u>
<u>ALLOCATED_BW</u>	<u>E0024h</u>	<u>[7:0]</u>	<u>Read Only</u>	<u>Allocated BW</u>
<u>DP_TUNNELING_STATUS</u>	<u>E0025h</u>	<u>[0]</u>	<u>Clearable, Read Only (Bit is cleared when 1 is written by way of an AUX_CH write transaction)</u>	<u>BW_Request_Failed</u>
		<u>[1]</u>		<u>BW_Request_Succeeded</u>
		<u>[2]</u>		<u>Estimated_BW_Changed</u>
		<u>[3]</u>		<u>BW_Allocation_Capability_Changed</u>
<u>DP_TUNNELING_MAX_LINK_RATE</u>	<u>E0028h</u>	<u>[7:0]</u>	<u>Read Only</u>	<u>DP_Tunneling_Max_Link_Rate</u>
<u>DP_TUNNELING_MAX_LANE_COUNT</u>	<u>E0029h</u>	<u>[7:0]</u>	<u>Read Only</u>	<u>DP_Tunneling_Max_Lane_Count</u>
<u>DPTX_BW_ALLOCATION_MODE_CONTROL</u>	<u>E0030h</u>	<u>[6]</u>	<u>Read/Write</u>	<u>Unmask_BW_Allocation_IRQ</u>
		<u>[7]</u>	<u>Read/Write</u>	<u>DP_Display_Driver_BW_Allocation_Mode_Enable</u>
<u>REQUESTED_BW</u>	<u>E0031h</u>	<u>[7:0]</u>	<u>Read/Write</u>	<u>Requested BW</u>

**Table 10-Y. DP IN Adapter Configuration Space Mapping**

<u>DPCD Field Name</u>	<u>DPCD Field Type</u>	<u>DP IN Adapter Register</u>	<u>DP IN Field</u>
<u>USB4_Driver_BW_Allocation_Mode_Support</u>	<u>Read Only</u>	<u>ADP_DP_CS_2</u>	<u>CM_BW_Allocation_Mode_Support</u>
<u>USB4_Driver_ID</u>	<u>Read Only</u>	<u>ADP_DP_CS_2</u>	<u>CM_ID</u>
<u>Group_ID</u>	<u>Read Only</u>	<u>ADP_DP_CS_2</u>	<u>Group_ID</u>
<u>Granularity</u>	<u>Read Only</u>	<u>ADP_DP_CS_2</u>	<u>Granularity</u>
<u>Estimated BW</u>	<u>Read Only</u>	<u>ADP_DP_CS_2</u>	<u>Estimated BW</u>
<u>Allocated BW</u>	<u>Read Only</u>	<u>DP_STATUS</u>	<u>Allocated BW</u>
<u>DP_Display_Driver_BW_Allocation_Mode_Enable</u>	<u>Read/Write</u>	<u>ADP_DP_CS_8</u>	<u>DPTX_BW_Allocation_Mode_Enable</u>
<u>Requested BW</u>	<u>Read/Write</u>	<u>ADP_DP_CS_8</u>	<u>Requested BW</u>

When a DP IN Adapter receives a DPCD AUX Write transaction that targets a DPCD register within Table 10-Y, and the targeted DPCD field Type is Read/Write, it shall update the corresponding field in Adapter configuration space with the value of the write transaction.

When a DP IN Adapter receives a DPCD AUX Read transaction that targets a DPCD register within Table 10-Y, and the targeted DPCD field Type is Read Only, it shall update the read transaction with the value in the corresponding field in Adapter Configuration Space.

When DPTX sends a DPCD AUX write transaction that targets the *REQUESTED BW* register, a DP IN Adapter shall:

- Store the current *Allocated BW* in an internal variable.

# USB4 1.0 ENGINEERING CHANGE NOTICE FORM

- If the recovery timer is advancing, stop and reset it.
- Initiate a bandwidth request handshake with the Connection Manager as defined in Section 10.7.3.

When a Connection Manager writes a value to the *Allocated BW* field that is equal to or greater than the *Requested BW*, a DP IN Adapter shall:

- Set the *BW Request Succeeded* field to 1b in DP\_TUNNELING\_STATUS DPCD register.
- Set DP\_TUNNELING\_IRQ bit (Bit 5 of LINK\_SERVICE\_IRQ\_VECTOR\_ESI0 register at DPCD 02005h)
- If Unmask BW\_Allocation\_IRQ is 1b, generate an IRQ\_HP.
- If the *ESTIMATED BW* field was locked for updates due to bandwidth request failure, unlock it.

When a Connection Manager writes a value to the *Allocated BW* field that is smaller than the *Requested BW*, a DP IN Adapter shall:

- Set the *ESTIMATED BW* field to the *Allocated BW*, and lock its value (i.e. ignore any changes in the *Estimated BW* field).
- Set the *BW Request Failed* to 1b in DP\_TUNNELING\_STATUS DPCD register.
- Set DP\_TUNNELING\_IRQ bit (Bit 5 of LINK\_SERVICE\_IRQ\_VECTOR\_ESI0 register at DPCD 02005h)
- If Unmask BW\_Allocation\_IRQ is 1b, generate an IRQ\_HP.
- Start the recovery timer.


If the recovery timer has reached *tDPBWRecoveryTimeout*, the DP IN Adapter initiates a bandwidth allocation request. The DP BW that a DP IN Adapter requests shall be the same bandwidth as before the failed bandwidth allocation (i.e. the same value as in the *Allocated BW* field before the DPTX last updated the DPCD *Requested BW* register).

*Note: When a DPTX writes to the REQUESTED BW DPCD register, the DP IN Adapter should store the current Allocated BW in an internal variable. Then, in case of a tDPBWRecoveryTimeout timeout, the DP IN Adapter knows what Requested BW value to request.*

A DP IN Adapter interacts with DPTX according to Figure 10-X.

# USB4 1.0 ENGINEERING CHANGE NOTICE FORM

**Figure 10-X. DP IN Adapter Interaction with DPTX During DP BW Allocation**



## 10.7.2.1 Estimated Bandwidth

Whenever the bandwidth allocation changes, the Connection Manager updates the available bandwidth by writing to ADP DP CS 2. *Estimated BW* field. Note that the *Estimated BW* field includes the bandwidth that is already allocated to the DP IN Adapter.

Upon a change in the *Estimated BW* field, a DP IN adapter shall:

- Set *Estimated BW Changed* bit in the DPCD DP TUNNELING STATUS register to 1b.
- Set DP TUNNELING IRQ bit (Bit 5 of LINK SERVICE IRQ VECTOR ESIO register at DPCD 02005h).
- If Unmask BW Allocation IRQ is 1b, generate an IRQ HPDI.



## CONNECTION MANAGER NOTE

*When there is a change in bandwidth across its Domain, the Connection Manager recalculates the estimated bandwidth for each DP IN Adapter in the Domain. The estimated bandwidth for a DP IN Adapter includes:*

- *The bandwidth that has already been allocated to the DP IN Adapter.*
- *The available BW along the Path.*

# USB4 1.0 ENGINEERING CHANGE NOTICE FORM

- Bandwidth that is allocated to the internal Host Controller, but not consumed

After the estimated bandwidth is recalculated, a Connection Manager updates the ADP DP CS 2.Estimated BW field.

## **10.7.3 Interaction with the Connection Manager**

When DPTX sends a DPCD AUX write transaction that targets the REQUESTED BW field, a DP IN Adapter shall:

1. Set the ADP DP CS 8.DPTX Req field to 1b.
2. Send the Connection Manager a Notification Packet with Event Code = DP BW as defined in Table 6-11.
3. Wait for the Connection Manager to set the ADP DP CS 2.CM Ack bit to 1b.
4. Set the ADP DP CS 8.DPTX Req field to 0b.



### **CONNECTION MANAGER NOTE**


When a Connection Manager receives a DP BW Notification Packet, it completes the following steps within 100ms:

1. Reads ADP DP CS 8.Requested BW.
2. Allocates bandwidth:
  - a. If the Request bandwidth is less than or equal to the currently allocated bandwidth, then the new allocation will be equal to the new requested bandwidth.
    - If the DP IN Adapter has a Group ID different than zero, then for the following tDPBWRebalance, the Connection Manager will reserve the released bandwidth to be allocated to DP IN Adapters with the same Group ID.
  - b. Else, the Connection Manager tries to allocate bandwidth from the available bandwidth and by freeing bandwidth from other clients.
3. Writes the new allocated bandwidth to the DP STATUS.Allocated BW field.
4. Sets the ADP DP CS 2.CM Ack bit to 1b.
5. Waits for the DP IN Adapter to set the ADP DP CS 8.DPTX Req bit to 0b.
6. Sets the ADP DP CS 2.CM Ack bit to 0b.

A DP IN Adapter interacts with a Connection Manager according to Figure 10-X+1.

# USB4 1.0 ENGINEERING CHANGE NOTICE FORM

**Figure 10-X+1. DP BW Allocation Interaction with Connection Manager**



## (f). Section 6.5 Notification Events - Table 6-11

**Table 6-11. Notification Events**

Event Code	Reference	Initiator	Event Code	Adapter Num
<b>Protocol Adapter Events</b>				
<u>DP_BW</u>	<u>Section 10.7</u>	<u>Router</u>	<u>32</u>	<u>The DP IN Adapter.</u>

## (g). Section 6.6 Notification Acknowledgement


# USB4 1.0 ENGINEERING CHANGE NOTICE FORM

A Router expects a Notification Acknowledgment Packet from the Connection Manager in response to the following packets:

- A Notification Packet with Event Code = ERR\_LINK.
- A Notification Packet with Event Code = ERR\_HEC
- A Notification Packet with Event Code = ERR\_FC
- A Notification Packet with Event Code = ERR\_PLUG
- A Notification Packet with Event Code = DP\_BW

## (h). Section 8.2.2.6 DP Adapter Configuration Capability - Figure 8-12

Original Figure:



New Figure:

**Figure 8-12. Structure of DP IN Adapter Configuration Capability**

# USB4 1.0 ENGINEERING CHANGE NOTICE FORM

31													0	
0	VE	AE	RSV	Video HopID				Capability ID				Next Capability pointer		
1	Reserved				AUX Rx HopID				AUX Tx HopID					
2	Estimated BW			RSV	CMMS	CM_ID	Group_ID	GR	CA	NRD MLR	HPD	RSV	SWLI	NRD MLC
3	Reserved								HPDS	HPDC	Reserved			
4	LOCAL Capabilities													
5	REMOTE Capabilities													
6	Allocated BW			Reserved				LR		Reserved		LC		
7	COMMON Capabilities													
8	DR	DPM	E	Reserved								Requested BW		

# USB4 1.0 ENGINEERING CHANGE NOTICE FORM

## (i). Section 8.2.2.6 DP Adapter Configuration Capability - Table 8-15

Table 8-15. DP IN Adapter Configuration Capability Fields

DW	Register Name	Bit(s)	Field Name and Description	Type	Default Value
2	ADP_DP_CS_2	2:0	<del>Reserved</del> <b>NRD Max Lane Count (NRD MLC)</b> The Non-Reduced Max Lane Count is set by a Connection Manager to reflect the highest common Max Lane Count between the two DP Adapters, regardless of bandwidth availability.	<del>Rsvd</del> <b>R/W</b>	0
		9:7	<b>NRD Max Link Rate (NRD MLR)</b> The Non-Reduced Max Link Rate is set by a Connection Manager to reflect the highest common Max Link Rate between the two DP Adapters, regardless of bandwidth availability.	R/W	0
		10	<b>CM Ack (CA)</b> A Connection Manger sets this field to 1b to indicate that it completed the bandwidth allocation process. A Connection Manager sets this bit to 0b after the DP IN Adapter sets <i>DPTX Req</i> field to 0b	R/W	0
		12:11	<b>Granularity (GR)</b> A Connection Manager sets this field to indicate the bandwidth granularity for the <i>Requested BW, Allocated BW</i> and <i>Estimated BW</i> : 0: 0.25 1: 0.5 2: 1.0 3: Reserved The units are in Gbps.	R/W	0
		15:13	<b>Group ID</b> A Connection Manager uses this field to indicate the group this Path is associated with: 0h – The Path is not associated to any group. 1-7h – The group number the Path is associated with.	R/W	0
		19:16	<del>Reserved</del> <b>CM ID</b> A Connection Manager uses this field to indicate its own index, in case there are multiple CMs in the Host system	R/W	0
		20	<b>CM BW Allocation Mode Support (CMMS)</b> 0: Not supported 1: Supported	R/W	Vendor Defined
		23:21	<del>Reserved</del>	<del>Rsvd</del> <b>Z</b>	0
		31:724	<del>Reserved</del> <b>Estimated BW</b> A Connection Manager uses this field to indicate the estimated available bandwidth for the DP IN Adapter.	<del>Rsvd</del> <b>ZR/W</b>	0
4	DP_LOCAL_CAP	28	<del>Reserved</del> <b>DP IN BW Allocation Mode Support</b> 0: Not supported 1: Supported	Rsvd	0Vendor Defined
DP_STATUS register is Lane Count and Link Rate fields are only valid after the DP Link is established.					
6	DP_STATUS	<del>31:23</del> 1:7	<del>Reserved</del>	RsvdZ	0

# USB4 1.0 ENGINEERING CHANGE NOTICE FORM

		31:24	<b><u>Allocated BW</u></b> <u>A Connection Manager uses this field to indicate the allocated bandwidth for the DP IN Adapter.</u>	<u>R/W</u>	<u>0</u>
<u>A Connection Manager does not address this register if the DP IN Adapter does not support the DP BW Allocation Mode (i.e. DP_LOCAL_CAP.DPIN BW Allocation Mode Support = 1b)</u>					
8	<u>ADP_DP_CS_8</u>	7:0	<b><u>Requested BW</u></b> <u>A DP IN Adapter uses this field to reflect the requested bandwidth by the DPTX to the Connection Manager.</u>	<u>RO</u>	<u>0</u>
		29:8	<b><u>Reserved</u></b>	<u>RO</u>	<u>0</u>
		30	<b><u>DPTX BW Allocation Mode Enable (DPME)</u></b> <u>0: Disabled (default)</u> <u>1: Enabled</u>	<u>RO</u>	<u>0</u>
		31	<b><u>DPTX Req(DR)</u></b> <u>A DP IN Adapter sets this field to 1b when DPTX writes to the REQUESTED_BW register.</u> <u>A DP IN Adapter sets this field to 0b after the Connection Manager sets the CM Ack bit to 1b.</u>	<u>RO</u>	<u>0</u>

## (j). Table 10-20

Add a line at the end of the table.

**Table 10-20. DP Adapter Timing Parameters**

Parameter	Description	Value	Units
<u>tDPBWRcoveryTimeout</u>	<u>The time that a DP IN Adapter waits for DPTX to request bandwidth in case of an allocation failure.</u>	<u>10</u>	<u>Seconds</u>
<u>tDPBWRebalance</u>	<u>The time a Connection Manager reserves released bandwidth to be used by other DP IN Adapters with the same Group ID</u>	<u>10</u>	<u>Seconds</u>

## (k). Table 10-9. DPCD Internal Addresses

**Table 10-9. DPCD Internal Addresses**

Functionality	Address	Name
<u>DP Tunneling over USB4 FieldTunneling Device-Specific Fields</u>	E0000h – E00Fh	<u>DP Tunneling over USB4™ FieldTunneling Device-Specific Fields</u>

## (l). Section 10.4.4.6 DPCD DP Tunneling over USB4 Tunneling Device-Specific Field

# USB4 1.0 ENGINEERING CHANGE NOTICE FORM

## 10.4.4.6 DPCD DP Tunneling over USB4 Tunneling Device-Specific Field

When a DP IN Adapter receives an AUX Request targeting the DP Tunneling over USB4 Tunneling Device-Specific Field DPCDs, it shall respond with its internal data.

A DP IN Adapter shall set the *DP Tunneling Support* bit to 1b in the DP TUNNELING CAPABILITIES DPCD (Address E000Dh bit offset 0).